

# UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu


[ckhsu@utexas.edu](mailto:ckhsu@utexas.edu)

Nov 22, 2016

- 
- Capacitor Linearity Enhancement
  - Implementation Progress
  - Future work


# Capacitor Matching Enhancement

- Reversed Switching, RS, [1] JSSCC'15




# Capacitor Matching Enhancement

- Digital Sequence : 100




# Capacitor Matching Enhancement

- Digital Sequence : 100



# Capacitor Matching Enhancement

- Digital Sequence : 100




Voltage @ Top plate

With RS :  $V_{in} - ((16C + e) / (32C + e)) * v_{ref}$

Without RS :  $V_{in} - ((16C + e) / (32C + e)) * v_{ref}$

# Capacitor Matching Enhancement

- Digital Sequence : 100




**RS :**  $V_{in} - ((16c+e)/(32c+e)) \cdot v_{ref} + ((8c+e1)/(32c+e)) \cdot v_{ref}$

Two RS :  $V_{in} - ((16c+e)/(32c+e)) \cdot v_{ref} + ((8c)/(32c+e)) \cdot v_{ref}$

# Capacitor Matching Enhancement

- Digital Sequence : 100




- Remember that  $e$  equals to  $e_1 + e_2 + e_3$




# Capacitor Matching Enhancement

- Unit capacitor of 200fF in 1st stage.




# Capacitor Matching Enhancement

- Unit capacitor of 20fF in 1st stage.





- First stage has been built(without RS).



|                            | Power Consumption |
|----------------------------|-------------------|
| OPAMP                      | 1.8mW             |
| 1 <sup>st</sup> Comparator | 60uW              |
| 1 <sup>st</sup> SAR Logic  | 20uW              |
| Bootstrap Switch           | 6uW               |

- Feed the residue of amplifier and digital code into Matlab.



- 
- Implement the RS technique into the first stage.
  - Doing more simulation on first stage before next meeting, such as corner simulation and noise simulation.

- 
1. J.-H. Tsai et al., “A 0.003 mm<sup>2</sup> 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS with digital error correction and correlated-reversed switching,” IEEE J. Solid-State Circuits, vol. 50, no. 6, pp. 1382–1398, Jun. 2015.










If the digitized code is 111, the following switching will not switch back.



*The subsequent switching will switch these two cap*

Performing more bits RS will alleviate this dilemma.

Assuming 111 has been resolved and the following sequence will be 00, 01, 10, 11.

Except for 11111, the other sequence will have at least one switching back.

